

# Industry Session 5: Energy Harvesting



**MCCI**  
Microelectronic Circuits Centre Ireland



*Techniques for reducing ULP device power consumption*

**Presented By –**

**Dr. Ivan O’Connell, Donnacha O’Riordan**

MCCI, Tyndall National Institute, Cork, Ireland


[Ivan.oconnell@mcci.ie](mailto:Ivan.oconnell@mcci.ie), [donnacha.oriordan@mcci.ie](mailto:donnacha.oriordan@mcci.ie)

Tuesday, March 6, 2018

# Energy Harvesting

- **Typical energy harvester output power**

➤ RF:	0.1μW/cm <sup>2</sup>	0.01mV
➤ Vibration:	1mW/cm <sup>2</sup>	0.1 ~ 0.4 V
➤ Thermal:	10mW/cm <sup>2</sup>	0.02 ~ 1.0 V
➤ Photovoltaic:	100mW/cm <sup>2</sup>	0.5 ~ 0.7 V typ./cell




Source: Lorandt Foelkel, "Energy Harvesting Seminar," Wurth Elektronik eiSos, 2013

# Energy Harvesting

- **Typical energy harvester output power**

➤ RF:	0.1μW/cm <sup>2</sup>	0.01mV
➤ Vibration:	1mW/cm <sup>2</sup>	0.1 ~ 0.4 V
➤ Thermal:	10mW/cm <sup>2</sup>	0.02 ~ 1.0 V
➤ Photovoltaic:	100mW/cm <sup>2</sup>	0.5 ~ 0.7 V typ./cell



Source: Lorandt Foelkel, "Energy Harvesting Seminar," Wurth Elektronik eiSos, 2013

# Motivation

- **Address the “Energy Gap”**
- **Designers always look for ways to reduce unwanted components of power consumption**
  - architecting the design in a fashion which includes low power techniques
  - adopting a process which can reduce the consumption
- **Always done at the expense of performance, reliability, chip area, or several of these**
  - one has to reach a compromise between power, performance, and cost

# Power Drivers to reduce power consumption

- **Battery Powered Systems – Phones**

- Mobile revolution has really driven need for low power design


- **High-Performance Systems – Server Farms**

- Cost of removing the dissipated energy → Heat
- Reliability

- **IoT**

- Deploy and forget devices
  - Maximise battery life and minimise power source size
- Transmitting data → processing at the edge can increase or decrease IoT device power consumption depending on uC, TRX, sensor, duty cycle etc.

# Factors to consider



- Architectural decisions
- Process Technology
- Dynamic Power Consumption
- Static Power Consumption


# Dynamic Power Consumption

- **Switching & short circuit power**


- $P_{\text{dyn}} = \alpha C_{\text{tot}} V_{\text{DD}}^2 F$

- $C_{\text{tot}} = C_{\text{load}} + C_{\text{par}}$
- $V_{\text{DD}}$  - Supply Voltage
- $F$  – clock Frequency

Dynamic Power Consumption ✓ ✓ ✓  
Static Power Consumption ✓ ✓  
Process Technology ✓  
Architectural decisions




# Voltage Scaling – Reducing the Supply Voltage



Limited by the ability to accurately differentiate between a 1 and 0

# Voltage Scaling – Reducing the Supply Voltage



Limited by the ability to accurately differentiate between a 1 and 0

Dynamic Power Consumption ✓ ✓ ✓  
Static Power Consumption ✓ ✓  
Process Technology ✓  
Architectural decisions


# Clock Gating

- Remove unnecessary switching activity
- Only clock necessary blocks
- Remove clock from other blocks

Dynamic Power Consumption ✓ ✓ ✓  
Static Power Consumption  
Process Technology  
Architectural decisions ✓


# Frequency scaling

- Clock frequency adjusted to meet requirements
- Frequency islands



# Frequency scaling

- Clock frequency adjusted to meet requirements
- Frequency islands



Dynamic Power Consumption ✓ ✓ ✓  
Static Power Consumption  
Process Technology  
Architectural decisions ✓

# Asynchronous logic

- Synchronous
  - Clock Driven
  - $P_{\text{dyn}} \rightarrow$  activity independent
- Asynchronous
  - Event Driven
  - $P_{\text{dyn}} \rightarrow$  activity dependent


# Asynchronous logic

- Synchronous
- Clock Driven
- $P_{\text{dyn}} \rightarrow$  activity independent
- Asynchronous
- Event Driven
- $P_{\text{dyn}} \rightarrow$  activity dependent

Dynamic Power Consumption ✓ ✓ ✓  
Static Power Consumption  
Process Technology  
Architectural decisions ✓ ✓

# Static – Leakage Power Reduction

- The power a circuit consumes when it's doing nothing!
- Finite off Resistance
- $P = k V_{DD}$ 
  - Voltage scaling
  - Technology
  - Device Selection
    - High  $V_t$  Devices



# Static – Leakage Power Reduction

- The power a circuit consumes when it's doing nothing!


- Finite off Resistance

- $P = k V_{DD}$

- Voltage scaling
- Technology
- Device Selection


- High  $V_t$  Devices

Dynamic Power Consumption ✓  
Static Power Consumption ✓ ✓  
Process Technology ✓ ✓  
Architectural decisions ✓ ✓




# Power Gating

- Remove the power to inactive blocks
- Leakage Power  $\rightarrow$  zero



# Power Gating


- Remove the power to inactive blocks
- Leakage Power  $\rightarrow$  zero



Dynamic Power Consumption  
Static Power Consumption ✓ ✓ ✓  
Process Technology ✓  
Architectural decisions ✓ ✓

# Power Duty Cycling

- Turning on and off sub-blocks to minimise the power consumption



## System considerations

Event and time driven?

Various layers of sleep modes and ability to interrupt?

Sleep and 'leakage'

Understand the data sheet!

# Power Duty Cycling

- $T_{\text{sleep}}$  – time the device spends in sleep mode
- $T_{\text{turn-on}}$  – time the device/block takes to turn on
- $T_{\text{on}}$  – active time
- $T_{\text{turn-off}}$  – time it takes to turn the device/block off

- **Objective**

- $P_{\text{avg}} = 2 \times P_{\text{leakage}}$ 
  - e.g.  $P_{\text{on}} = 100 \times P_{\text{leakage}}$
  - $T_{\text{sleep}} = 100 \times T_{\text{on}}$

Limited by the Leakage Current

# Power Duty Cycling

- $T_{\text{sleep}}$  – time the device spends in sleep mode
- $T_{\text{turn-on}}$  – time the device/block takes to turn on
- $T_{\text{on}}$  – active time
- $T_{\text{turn-off}}$  – time it takes to turn the device/block off


- **Objective**

Dynamic Power Consumption  
Static Power Consumption ✓  
Process Technology  
Architectural decisions ✓ ✓ ✓

limited by the Leakage Current

# MOS Transistor Regions of operation


- Linear Region
- Near Threshold
- Sub Threshold



Source: [www.design-reuse.com/news\\_img/20090316b\\_5.gif](http://www.design-reuse.com/news_img/20090316b_5.gif)

# MOS Transistor Regions of operation


- Linear Region
- Near Threshold
- Sub Threshold



Dynamic Power Consumption ✓ ✓  
Static Power Consumption ✓ ✓  
Process Technology ✓  
Architectural decisions

Source: [www.design-reuse.com/news\\_img/20090316b\\_5.gif](http://www.design-reuse.com/news_img/20090316b_5.gif)


# Technology Scaling – Moore – More than Moore



A screenshot of a web browser displaying a 9to5Mac article. The browser's address bar shows the URL <https://9to5mac.com/2018/01/23/tsmc-5nm-3nm/>. The 9to5Mac logo is at the top left, and navigation links for Guides, Mac, iPad, iPhone, Watch, TV, and Music are below it. A banner for BOMGAR and INSIGHT Remote Camera Sharing is visible. The article title is "A-series chip supplier TSMC working on making 5nm chips in 2020, 3nm in 2022", dated JANUARY 23, by Ben Lovejoy. Below the text is a photograph of a semiconductor wafer with a grid of colorful, glowing dies.

# Technology Scaling – Moore – More than Moore

## Moore's Law from 5 $\mu$ m to 5nm



Willy Sansen ISSCC 15 Nr 2


© 2015 IEEE  
International Solid-State Circuits Conference

1.3: Analog CMOS from 5 Micrometer to 5 Nanometer

2 of 77

# CMOS Technology Scaling

- Process scaling will continue
- Cost/transistor no longer reducing
- Energy density increasing
- Leakage currents increasing
- Mature process nodes here to stay
  - Driven by reliability requirements
  - Cost




Source: Z. Abbas, M. Oliveri "Impact of technology scaling on leakage power in nano-scale bulk CMOS digital standard cells"  
[Microelectronics Journal](#)

# CMOS Technology Scaling

- Process scaling will continue
- Cost/transistor no longer reducing
- Energy density increasing
- Leakage currents increasing
- Mature process nodes here to stay

Dynamic Power Consumption ✓ ✓  
Static Power Consumption ✓ ✓  
Process Technology ✓ ✓ ✓  
Architectural decisions ✓




Source: Z. Abbas, M. Oliveri "Impact of technology scaling on leakage power in nano-scale bulk CMOS digital standard cells"  
[Microelectronics Journal](#)

# Adequate computing

- **Full precision is not always required!**
- **Circuits / Systems are over designed**
- **Driven by QoS**


## The introduction of a New Dimension: Inexactness



- Courtesy: EPFL -

Source: EU Workshop “Energy-Efficient Computing Systems, dynamic adaptation of Quality of Service and approximate computing”

The introduction of a New Dimension: Inexactness



- Dynamic Power Consumption ✓ ✓ ✓
- Static Power Consumption ✓
- Process Technology ✓
- Architectural decisions ✓ ✓ ✓

g quality requirements while maximizing  
the *functional correctness* in designs.

Source: EU Workshop “Energy-Efficient Computing Systems, dynamic adaptation of Quality of Service and approximate computing”

# Some recent developments – self powered

ISSCC 2018 / SESSION 17 / TECHNOLOGIES FOR HEALTH AND SOCIETY / 17.3

## 17.3 A 0.3V Biofuel-Cell-Powered Glucose/Lactate Biosensing System Employing a 180nW 64dB SNR Passive $\Delta\Sigma$ ADC and a 920MHz Wireless Transmitter

Ali Fazli Yeknami, Xiaoyang Wang, Somayeh Imani, Ali Nikoofard, Itthipon Jeerapan, Joseph Wang, Patrick P. Mercier

University of California, San Diego, La Jolla, CA

Wearable physiochemical biosensors offer an exciting opportunity to monitor the

or PMOS transistors, and are activated by a 3 $\times$  clock booster (NMOS), or a -200mV charge pump (PMOS), as shown in Fig. 17.3.3 (top middle).

Output bits from the  $\Delta\Sigma$ M are passed through a *sinc*<sup>2</sup> decimation filter, and stored in a FIFO until the TX is activated. The TX is designed as a single-stage direct-RF OOK-modulated power oscillator (RFPO) [6] that provides inherent impedance matching with a 1cm 920MHz on-board loop antenna (Fig. 17.3.4). Unfortunately, the 0.3-to-0.4V supply would limit the efficiency, the  $I_{ON}/I_{OFF}$  ratio, and the start-up time of the circuit in [6], and boosting the main power supply to compensate would require unnecessarily large inductors or capacitors. Instead, in this design the tail transistor,  $M_0$ , is designed to operate in triode by boosting its gate voltage

- 0.3 V system

- 1.15  $\mu$ W

- Signal acquisition 180 nW
- Tx Active power 30.1  $\mu$ W

Source: ISSCC 2018: 17.3 A.F. Yeknami et al “A 0.3V Biofuel-Cell-Powered Glucose/Lactate Biosensing System Employing a 180nW 64dB SNR Passive  $\Delta\Sigma$  ADC and a 920MHz Wireless Transmitter”

# Some recent developments – self powered

ISSC

## BFC Material Composition

17.3



Ali Fazlithipoo








University

Wearable

• 0.1

• 1.1



-  Gox/LOx
-  BSA
-  Chitosan
-  Enzymatic layer
-  CNTs/NQ mediator nanocomposite
-  Electrical collector
-  Nafion
-  Ag<sub>2</sub>O nanocomposite

- BFC cathode material composition

# Conclusions

- **A lot of progress has already been made...**
  - Energy Gap is reducing (e. ISSCC – disappeared )
  - Portfolio of tricks/techniques available
  - No silver bullet technique
- **Application driven system level approach required**
  - Block performance vs overall system
    - Revisit system partitioning!
- **Much more work to do in PMICs area**
  - Managing multiple sources
- **Much more work to do in Power Usage**

# Q & A

**Thanks a lot for your time and attention!**

**Any questions and/or comments?**